
## 1 OF 12 SHEETS



ARCHITECTURAL REPRESENTATION OF CACHELESS COMPUTER SYSTEM FIGURE - 1

TOOL STREETS OF

FIGURE - 2







FIGURE 3




CONNECTION SCHEME FOR HIGH SPEED MEMORY BANKS FIGURE 4



FLEXIBLE CONNECTION SCHEME FOR MAIN EXECUTION MEMORY FIGURE 5




7 OF M2 SHEPTS CHOUT




IMPLEMENTATION OF NON PIPELINED ARCHITECTURE

## FIGURE 8

## 9 OD A STEELS HOLL





## IMPLEMENTATION OF PIPELINED ARCHITECTURE



FROM MAIN EXECUTION MEMORY 2

IMPLEMENTATION OF INTERRUPT LOGIC





POWER MANAGEMENT AND CONTROL LOGIC FIGURE 12

rookyesk.caakoe

**12 OF 12 SHEETS** 

PARALLEL OPERATION WITH MULTIPROCESSORS FIGURE 13

■ MAIN EXECUTION MEMORY 2

**CONTROL BUS 7** 

ADDRESS BUS 5

DATA BUS 6

ADDRESS BUS 5

**CONTROL BUS 7** 

**ADDRESS CONTROLLER 4**